This paper presents high-throughput techniques for implementing FSM based string matching hardware on FPGAs. By taking advantage of the fact that string matching operations for different packets are independent, a novel multi-threading FSM design is presented, which dramatically increases the FSM frequency and the throughput of string matching operations. In addition, design techniques for high-speed interconnect and interface circuits for the proposed FSM are also presented. Experimental results conducted on FPGA platforms are presented to study the effectiveness of the proposed techniques and explore the trade-offs between system performance, strings partition granularity and hardware resource cost.
Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications
Mahajan, Ajay; Soewito, Benfano; Parsi, Sai K.; Weng, Ning; and Wang, Haibo, "Implementing High-Speed String Matching Hardware for Network Intrusion Detection Systems" (2008). Mechanical Engineering Faculty Research. 526.